View R261_4534812.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? semiconductor components industries, llc, 2010 november, 2010 ? rev. p2 1 publication order number: bR261/d belasigna R261 advance information advanced noise reduction solution for voice capture devices introduction belasigna ? R261 is a complete system ? on ? chip (soc) solution that provides advanced dual ? microphone noise reduction in voice capture applications such as laptops, mobile phones, webcams, tablet computers and other applications that will benefit from improved voice clarity. featuring a novel approach to removing mechanical, stationary and non ? stationary noise, the chip preserves voice naturalness for greater speech intelligibility even when the talker is further away or not optimally aligned with microphones providing unmatched freedom of movement for end ? users. designed to be compatible with a wide range of codecs, baseband chips and microphones without the need for calibration, belasigna R261 is easy to integrate, improving manufacturers? speed to market. additional features include the ability to customize multiple voice capture modes and tune the algorithm to the unique needs of a manufacturer?s device. the chip includes a highly optimized dsp ? based application cont roller with industry ? leading energy efficiency and is packaged in two highly compact 5.3 mm 2 wlcsps to fit into even the most sized ? constrained architectures and allow the use of the cheapest printed circuit board design technologies. key features ? advanced two ? microphone noise reduction algorithm ? preserves voice naturalness ? supports close ? talk and far ? talk ? conference mode enables 360 degrees v oice pick ? up ? configurable algorithm performance ? ultra low power consumption ? ultra miniature form factor ? complete system ? on ? chip (soc) ? highly flexible clocking architecture ? hardware configuration interfaces ? prototyping tools ? these devices are pb ? free, halogen free/bfr free and are rohs compliant typical applications ? laptop computers ? mobile phones ? tablet pcs ? webcams ? any portable audio application with voice pick ? up this document contains information on a new product. specifications and information herein are subject to change without notice. http://onsemi.com bR261 w30 alyw 1 marking diagrams wlcsp ? 30 w suffix case 567ct see detailed ordering and shipping information in the package dimensions section on page 28 of this data sheet. ordering information bR261 = belasigna R261 w30 = 30 ? ball version w26 = 26 ? ball version a = assembly location l = wafer lot yw = date code year & week = pb ? free package = a1 corner indicator wlcsp ? 26 w suffix case 567cy bR261 w26 alyw 1
belasigna R261 http://onsemi.com 2 table 1. absolute maximum ratings parameter min max unit power supply (applies on vbat, vbatrcvr and vddo for ?max? and for vssa, vssrcvr and vssd for ?min?) (note 1) ? 0.3 4.0 v digital input pin voltage vssa ? 0.3 v vddo + 0.3 v v operating temperature range ? 40 85 c storage temperature range ? 40 85 c stresses exceeding maximum ratings may damage the device. maximum ratings are stress ratings only. functional operation above t he recommended operating conditions is not implied. extended exposure to stresses above the recommended operating conditions may af fect device reliability. 1. time limit at maximum voltage must be less than 100 ms. note: refer to electrical characteristics and application information for safe operating area. this device series incorporates esd protection and is tested by the following methods: ? esd human body model (hbm) tested per aec ? q100 ? 002 (eia/jesd22 ? a114) ? esd machine model (mm) tested per aec ? q100 ? 003 (eia/jesd22 ? a115) ? esd charge discharge model (cdm) tested per esd ? stm 5 ? 3 ? 1 ? 1999. this device series incorporates latch ? up immunity and is tested in accordance with jesd78: electrical performance specifications table 2. electrical characteristics (the typical parameters in table 2 were measured at 20 c with a clean 3.3 v supply voltage (unless noted differently). parameters marked as screened are tested on each chip. other parameters are qua lified for all process corners but not tested on every part.) parameter symbol test conditions / notes min typ max unit screened overall supply voltage vbat 1.8 3.3 3.63 v maximum risetime vbat_rise between 0 v and 1.8 v 10 ms current consumption ibat_active active mode, vbat = 3.3 v 15 ma ibat_bpass bypass mode, vbat = 3.3 v 2.5 3 ma ibat3_lout lineout mode, vbat = 3.3 v 1.2 2 ma ibat4_sleep sleep mode, vbat = 3.3 v 40 a vreg (1 f external capacitor) output voltage vreg without load, or with micro- phone attached (0 to 200 a) 0.95 1 1.05 v psrr vreg_psrr @ 1 khz 54 db load regulation vreg_ldreg @ 2 ma 6 mv/ma load current vreg_iload 2 ma line regulation vreg_lnreg 0.065 mv/v vdda (1 f external capacitor on vdda + 100 nf external capacitor on cap0/cap1) output voltage vdda unloaded with vreg = 1 v 1.8 2 2.1 v psrr vdda_psrr @ 1 khz 45 db load regulation vdda_ldreg @ 1 ma, mclk = 1.28 mhz 110 140 mv/ma @ 1 ma, mclk = 2.56 mhz 70 100 mv/ma load current vdda_iload 1 ma line regulation vdda_lnreg 0.126 mv/v vddd (1 f external capacitor) output voltage vddd 1.62 1.8 1.98 v vmic output voltage vmic_vreg vmic = vreg 0.98 1.0 1.01 v vmic_vdda vmic = vdda 1.95 1.98 2.01 v
belasigna R261 http://onsemi.com 3 table 2. electrical characteristics (continued) (the typical parameters in table 2 were measured at 20 c with a clean 3.3 v supply voltage (unless noted differently). parameters marked as screened are tested on each chip. other parameters are qua lified for all process corners but not tested on every part.) parameter screened unit max typ min test conditions / notes symbol vmic load regulation vmic_ldreg vmic = vreg 40 mv/ma vmic_ldreg vmic = vdda 146 mv/ma maximum load current vmic_iload vmic = vreg 2 ma vmic = vdda 1 ma power on reset por threshold por_thr_up active on vbat 1.55 1.65 1.71 v por_thr_dn active on vbat 1.55 1.6 1.65 v por duration por_time 3.9 5.8 11.6 ms input stage sampling frequency sf defined by rom ? based application. 16 khz analog input voltage vin_ai1_3 no preamp gain on ai1 and ai3 0 2 vpp vin_mic0_2 30 db preamp gain by default on mic0 and mic2 0 63.25 mvpp preamplifier gain tolerance vin_amp_toll 1 khz ? 2 2 db input impedance vin_rin 0 db preamplifier gain, mclk = 1.28 mhz 220 254 k all other gain settings 510 585 k line ? out 5.2 5.35 k input offset voltage vin_offset 0 db preamp gain 7 mv vin_offset all other gains 0.6 mv channel cross coupling vin_coupling any 2 channels ? 84 ? 60 db analog filter cut ? off frequency anaif_fc1 lpf enabled 10 20 30 khz anaif_fc2 lpf disabled 50 khz analog filter passband flatness anaif_pb_f ? 1 1 db analog filter stopband attenuation anaif_sb_a 60 db digital filter cut ? off frequency digif_fc 8 khz digital filter cut ? off stopband attenuation digif_sb_a 80 db total harmonic distortion + noise (peak value) ai_thdn 30 db preamplifier gain vbat = 3.3 v ? 64 ? 68 db dynamic range ai_dr 30 db preamplifier gain vbat = 3.3 v ? 77 ? 78 db equivalent input noise ein 30 db preamplifier gain vbat = 3.3 v 3.25 v digital microphone output dmic input clock frequency dmic_clk1 with presets 0 or 5 selected on config_sel 2.048 mhz dmic_clk2 with preset 1 selected on config_sel 2.4 mhz
belasigna R261 http://onsemi.com 4 table 2. electrical characteristics (continued) (the typical parameters in table 2 were measured at 20 c with a clean 3.3 v supply voltage (unless noted differently). parameters marked as screened are tested on each chip. other parameters are qua lified for all process corners but not tested on every part.) parameter screened unit max typ min test conditions / notes symbol digital microphone output dmic input clock frequency dmic_clk3 with preset 3 elected on config_sel 2.8 mhz dmic_clk4 with preset 2 selected on config_sel 3.072 mhz clock duty cycle dmic_dc any clock configuration 40 50 60 % input clock jitter dmic_jitter maximum allowed jitter on the dmic_clk 10 ns setup time dmic_setup dmic_out setup time relat- ive to dmic_clk edge 0.5 1.5 sysclk cycles hold time dmic_hold dmic_out hold time relative to dmic_clk edge 10 100 ns analog output stage signal range ao_range one single ended dac used 0 2 vpp two dacs used as one differential output 0 4 vpp attenuator gain tolerance vout_att_tol ? 2 2 db output impedance ao_rout @ 12 db output attenuation 16 k @ 0 db output attenuation 3 k channel cross coupling ao_coupling ? 65 db analog filter cut ? off frequency anaof_fc1 lpf enabled 13 13.5 khz lpf disabled 25 26 khz analog filter passband flatness anaof_pb_f ? 1 1 db analog filter stopband attenuation anaof_sb_a > 60 khz 90 db digital filter cut ? off frequency digof_fc 8 khz digital filter cut ? off stopband attenuation digof_sb_a 80 db total harmonic distortion + noise (peak value) ao_thdn ? 64 ? 68 db dynamic range ao_dr ? 80 ? 82 db noisefloor ao_nf 100 v direct digital output (available only through custom mode) supply voltage vbatrcvr 1.8 3.3 3.63 v signal range rcvr_range one differential output driver used @ 1 khz 0 2*vbat rcvr vpp single ended output driver used @ 1 khz 0 vbatrc vr vpp output impedance rcvr_rout load between 1 ma and 30 ma 3 4 maximum current rcvr_imax 90 ma total harmonic distortion + noise (peak value) rcvr_thdn ? 70 ? 71 db dynamic range rcvr_dr ? 85 ? 86 db noisefloor rcvr_nf 73 v
belasigna R261 http://onsemi.com 5 table 2. electrical characteristics (continued) (the typical parameters in table 2 were measured at 20 c with a clean 3.3 v supply voltage (unless noted differently). parameters marked as screened are tested on each chip. other parameters are qua lified for all process corners but not tested on every part.) parameter screened unit max typ min test conditions / notes symbol low ? speed a/d input voltage lsad_vin 0 1 v sampling frequency lsad_sf for each lsad channel, mclk = 1.28 mhz 0.5 1.6 4 khz input impedance lsad_rin 100 108 k offset error lsad_o_err input at vreg ? 7 5 lsb gain error lsad_g_err input at vreg ? 6 6 lsb inl lsad_inl ? 4 4 lsb dnl lsad_dnl ? 1 1.6 lsb digital pads (vddo = 1.8 v) voltage level for low input vil_1v8 ? 0.3 0.4 v voltage level for high input vih_1v8 1.3 1.98 v pull ? up resistance rup_1v8 63 114 162 k pull ? down resistance rdn_1v8 87 153 215 k rise and fall time trf_1v8 20 pf load 2 3 5 ns digital pads (vddo = 3.3 v) voltage level for low input vil_3v3 ? 0.3 0.8 v voltage level for high input vih_3v3 1.8 3.6 v pull ? up resistance rup_3v3 33 46 61 k pull ? down resistance rdn_3v3 87 153 215 k rise and fall time trf_3v3 20 pf load 1 1.5 2 ns digital pads (common parameters) drive strength pad_dr 12 ma esd pad_hbm human body model 2 kv pad_mm machine model 200 v pad_cdm charge discharge model 500 v latch ? up pad_lu 25 c, v < gndo, v > vddo 100 ma clocking circuitry external clock frequency ext_clk1 with presets 6 selected on config_sel (note 2) 19.2 mhz ext_clk2 with presets 4 or 7 selected on config_sel (note 2) 26 mhz reference clock duty cycle ext_clk_dc 40 50 60 % external input clock jitter ext_clk_jt maximum allowed jitter on ext_clk 10 ns i 2 c interface maximum speed i2c_speed in sleep mode 100 kbps all other modes 400 kbps 2. many other clock frequencies are available through custom configuration of the internal pll and clocking subsystem. see later in this document and in the belasigna R261 configuration and communications guide for more information on custom mode usage.
belasigna R261 http://onsemi.com 6 table 3. pin connections pin index pin name description a/d/p i/o active pull g1 mic0 first microphone input a i e5* ai1/lout1 direct audio input / line ? out preamp 1 a i/o e1 mic2 second microphone input a i e3 ai3/vmic/lout0 direct audio input / microphone bias / line ? out preamp 0 a i/o d6* a_out0 audio output 0 a o e7 a_out1 audio output 1 a o g7 cap0 charge pump capacitor connection a i/o f8 cap1 charge pump capacitor connection a i/o a1 debug_rx rs232 debug port serial input d i l u b2 debug_tx rs232 debug port serial output d o l f2 reserved connect to vssa a3 ext_clk external clock input d i u a7 spi_clk/config_sel spi clock / configuration selection d/a o/i a9 spi_cs/att_sel spi chip select / attenuation selection d/a o/i b8 spi_sero/algo_ctrl spi serial output / algorithm control d/d o/i ? /u c9 spi_seri/sleep_ctrl spi serial input / sleep mode control d i/i u/u c7 dmic_out digital microphone output d o c5* boot_sel boot selector d i u c3 i2c_sda i 2 c data d i/o u c1 i2c_scl i 2 c clock d i/o u d4* nreset reset d i l u f6 vbat power supply p i g9 vbatrcvr output driver power supply p i g5 vdda analog supply voltage p o b6 vddd digital power supply p o b4 vddo digital i/o power supply p i g3 vreg analog supply voltage p o f4 vssa analog ground p i a5 vssd digital ground p i e9 vssrcvr output driver ground p i * pins c5, d4, d6 and e5 are not available on the wlcsp26 package. all pins are available on the wlcsp30 package.
belasigna R261 http://onsemi.com 7 application diagrams interrupt controller power pll and clock detection algorithm protection mux timers spi uart output driver0 gpio belasigna R261 preamps decimation a/d a/d mic0 mic2 ai1/lout1 ai3/vmic/lout0 microphone 0 note: vdda or vreg can also be used vmic** a_out0 a_out1 laptop codec or baseband chip i2c_sda boot_sel ** multiplexed with other functionalities ext_clk vssrcvr vssa + ? vbat vssa vbatrcvr cap0 cap1 vddd vssd 10 nf 100 nf vdda vssa reserved i2c_scl vssd vddo optional eeprom spi_cs** spi_clk** spi_seri** spi_sero** pcm/i2s interpolation d/a d/a ch0 ch1 dmic sleep_ctrl** algo_ctrl** dmic_out lsad config_sel** vreg att_sel** agnd vreg agnd vreg vssa debug port debug_rx debug_tx vssd vssrcvr vssd nreset custom mode handler dsp ? based application controller two ? microphone noise reduction (bse) algorithm control sleep control h/w selection boot selection command handler mode switching system monitoring microphone 2 1.8 v ? 3.3 v figure 1. typical application diagram for 30 ? ball wlcsp package option mgt i 2 c 2.2 k 1 f 1 f 1 f 1 f 1 f 4.7 f mode config (16 kbit) i 2 c
belasigna R261 http://onsemi.com 8 application diagrams figure 2. typical application diagram for 26 ? ball wlcsp package option interrupt controller power mgt pll and clock detection algorithm protection mux timers spi uart output driver0 gpio belasigna R261 ? w26 preamps a/d a/d mic0 mic2 microphone 0 microphone 1 vreg (1v) or vdda (2v) depends on microphone i2c_sda ** multiplexed with other functionalities ext_clk vssrcvr vssa vbat vssa vbatrcvr cap0 cap1 vddd vssd 10 nf 100 nf vdda vssa 3.3 v reserved i2c_scl vssd vddo optional eeprom spi_cs** spi_clk** spi_seri** spi_sero** pcm/i2s interpolation d/a ch0 ch1 dmic sleep_ctrl** algo_ctrl** dmic_out lsad config_sel** att_sel** vreg agnd vreg vssa debug port debug_rx debug_tx vssd custom mode handler dsp ? based application controller two ? microphone noise reduction (bse) algorithm control sleep control h/w selection boot selection command handler mode switching system monitoring test points vddo dmic connector vssd a_out1 ai3/vmic/lout0 2.2 k i 2 c 1 f1 f1 f1 f1 f mode config decimation (16 kbit) i 2 c
belasigna R261 http://onsemi.com 9 applications information recommended circuit design guidelines belasigna R261 is designed to allow both digital and analog processing in a single system. due to the mixed ? signal nature of this system, careful design of the printed circuit board (pcb) layout is critical to maintain the high audio fidelity of belasigna R261. to avoid coupling noise into the audio signal path, keep the digital traces away from the analog traces. to avoid electrical feedback coupling, isolate the input traces from the output traces. recommended ground design strategy the ground plane should be partitioned into two parts: the analog ground plane (vssa) and the digital ground plane (vssd). these two planes should be connected together at a single point, known as the star point. the star point should be located at the ground terminal of a capacitor on the output of the power regulator as illustrated in figure 3. figure 3. schematic of ground scheme belasigna R261 vbat vbatrcvr vddo vddd vdda vreg digital ground plane (keep away from vssd analog ground plane (place under analog side vssa + battery ldo 1.8 v ? 3.3 v vssrcvr ground (route separately to system ground plane) vssrcvr system ground plane of bR261) analog ground place)
belasigna R261 http://onsemi.com 10 figure 4. analog portion of belasigna R261 (bumps facing up) gf e d cb a analog ground plane digital ground plane 1 2 3 4 5 6 7 8 9 g1 e1 f2 g3 e3 f4 d4 g5 e5 f6 d6 g7 e7 f8 g9 e9 g1 = mic0 e1 = mic2 f2 = reserved g3 = vreg e3 = vmic f4 = vssa d4 = nreset g5 = vdda e5 = ai1 f6 = vbat d6 = a_out0 g7 = cap0 e7 = a_out1 f8 = cap1 g9 = vbatrcvr e9 = vssrcvr c1 a1 b2 c3 a3 b4 c5 a5 b6 c7 a7 b8 c9 a9 c1 = i2c_scl a1 = debug_rx b2 = debug_tx c3 = i2c_sda a3 = ext_clk b4 = vddo c5 = boot_sel a5 = vssd b6 = vddd c7 = dmic_out a7 = spi_clk config_sel b8 = spi_sero algo_ctrl c9 = spi_seri sleep_ctrl a9 = spi_cs att_sel the vssd plane is used as the ground return for digital circuits and should be placed under digital circuits. the vssa plane should be kept as noise ? free as possible. it is used as the ground return for analog circuits and it should surround analog components and pins. it should not be connected to or p laced under any noisy circuits such as rf chips, switching supplies or digital pads of belasigna R261 itself. analog ground returns associated with the audio output stage should connect back to the star point on separate individual traces. for details on which signals require special design consideration, see table 4 and table 5. in some designs, space constraints may make separate ground planes impractical. in this case a star configuration strategy should be used. each analog ground return should connect to the star point with separate traces. internal power supplies power management circuitry in belasigna R261 generates separate digital (vddd) and analog (vreg, vdda) regulated supplies. each supply requires an external decoupling capacitor, even if the supply is not used externally. decoupling capacitors should be placed as close as possible to the power pads. the digital i/o levels are defined by a separate power supply pin on belasigna R261 (vddo). this pin must be externally connected by the application pcb, usually to vbat. note that the voltage on vddo will influence the behavior of the lsad dividers. the system is designed with the assumption that a 3.3 v power supply voltage is provided on vbat, and that vddo connects to vbat on the application pcb. further details on these critical signals are provided in table 4. non ? critical signals are outlined in table 5. more information on the power supply architecture can be found in the power supply unit section.
belasigna R261 http://onsemi.com 11 table 4. critical signals pin name description connection guidelines vbat power supply place 1 f (min) decoupling capacitor close to pin connect negative terminal of capacitor to analog ground plane vreg, vdda internal regulator for analog blocks place separate 1 f decoupling capacitors close to each pin connect negative capacitor terminal to analog ground plane keep away from digital traces and output traces vreg and vdda may be used to generate microphone bias vssa analog ground return connect to analog ground plane vddd internal regulator for digital core place 1 f decoupling capacitor close to pin connect negative terminal of capacitor to vssd vssd digital ground return connect to digital ground plane vddo digital i/o power place 1 f decoupling capacitor close to pin connect to vbat, unless the pad ring must use different voltage levels mic0, mic2, ai1/lout1, ai3/vmic/lout0 audio inputs / microphone bias keep traces as short as possible keep away from all digital traces and audio outputs avoid routing in parallel with other traces a_out0, a_out1 audio outputs keep away from audio inputs differential traces should be of approximately the same length ideally, route lines parallel to each other vssrcvr output stage ground return connect to star ground point keep away from all analog audio inputs ext_clk external clock input minimize trace length keep away from analog signals if possible, surround with digital ground dmic_out digital microphone output minimize trace length keep away from analog signals if possible, surround with digital ground
belasigna R261 http://onsemi.com 12 table 5. non ? critical signals pin name description connection guidelines cap0, cap1 internal charge pump ? capacitor connection place 100 nf capacitor very close to pins i2c_sda, i2c_scl i 2 c port keep as short as possible. place pull ? up resistors (10 k) to vddo algo_ctrl, sleep_ctrl control gpios (multiplexed with spi port) not critical when used as gpio config_sel, att_sel low ? speed a/d converters (multiplexed with spi port) not critical when used as lsad boot_sel control gpio not critical spi_clk, spi_cs, spi_sero, spi_seri serial peripheral interface port (multiplexed with lsad and gpios) keep away from analog input lines when used as spi signals nreset reset not critical leave unconnected if unused debug_rx, debug_tx debug port not critical if possible, connect to test points reserved reserved pin leave unconnected vbatrcvr output driver power supply if the output driver is being used: ? place a separate 4.7 f (min. 2.2 f) decoupling capacitor close to pin ? connect positive terminal of capacitor to vbat & vbatrcvr ? connect negative terminal of capacitor to vssrcvr if the analog outputs or the dmic output are being used: ? decoupling capacitor is not required ? connect vbatrcvr to vdda audio inputs the audio input traces should be as short as possible. the input impedance of each audio input pad (e.g., mic0, ai1, mic2, ai3) is high (approximately 500 k with pas enabled); therefore a 10 nf capacitor is sufficient to decouple the dc bias. this capacitor and the internal resistance form a first ? order analog high pass filter whose cut ? off frequency can be calculated by f 3db (hz) = 1/(r x c x 2 ), which results in ~30 hz for a 10 nf capacitor. this 10 nf capacitor value applies when the preamplifier is being used, in other words, when a non ? unity gain is applied to the signals; for mic0 and mic2, the preamplifier is enabled by the rom ? based application. when the preamplifier is by ? passed, the impedance is reduced; hence, the cut ? off frequency of the resulting high ? pass filter could be too high. in such a case, the use of a 30 ? 40 nf serial capacitor is recommended. in cases where line ? level analog inputs without dc bias are used, the capacitor may be omitted for transparent bass response. on semiconductor recommends avoiding smt capacitors with x7r dielectric, as it is known to be microphonic, sensitive to temperature and increase thd. npo or cog dielectric capacitors have demonstrated good performance. belasigna R261 provides a microphone power supply (vmic) and ground (vssa). in case vmic cannot be used for pcb routing issues, the power supplies vreg (1.0 v) or vdda (2.0 v) can alternatively be used. keep audio input traces strictly away from output traces. audio outputs must be kept away from microphone inputs to avoid cross ? coupling. audio outputs the audio output traces should be as short as possible. the trace length of the two signals should be approximately the same to provide matched impedances. recommendation for unused pins table 6 shows the connection details for each pin when they are not used. table 6. unused pin recommendations signal name connection guidelines a_out0 do not connect a_out1 do not connect ai3/vmic/lout0 do not connect when con- figured as vmic (default) connect to vssa otherwise ai1/lout1 connect to vssa dmic_out do not connect spi_sero/algo_ctrl do not connect spi_seri/sleep_ctrl do not connect nreset do not connect
belasigna R261 http://onsemi.com 13 architecture detailed information the architecture of belasigna R261 is shown in figure 5. interrupt controller power mgt pll and clock detection algorithm protection mux timers spi uart output driver0 gpio belasigna R261 preamps a/d a/d pcm/i2s interpolation d/a d/a ch0 ch1 dmic lsad debug port custom handler dsp ? based application controller two ? microphone noise reduction (bse) algorithm control sleep mode control h/w config selection boot selection command handler mode switching system monitoring figure 5. belasigna R261 architecture: a complete audio processing system i 2 c mode decimation i 2 c two ? microphone noise reduction system blind speech extraction (bse) from exaudio ab belasigna R261 contains the bse algorithm inside its rom memory. exaudio offers a unique solution to the problem of blindly extracting wave propagating signals using one or more sensors without having any prior knowledge about source?s or sensor?s positions. the solution operates simultaneously in the frequency, temporal and the spatial domain using one global optimization criterion, with no constraints on the number of sources vs. the number of sensors. the solution is signal ? to ? noise ratio (snr) independent, meaning that it operates optimally in both low snr as in high snr environments and at the same time it performs de ? reverberation of the received signals. the solutio n is ideal for electronic communication devices such as mobile phones and portable computers where it is desired to extract useful speech signals hidden in various noise fields. the flexibility offered by exaudio?s solution allows for flexible microphone positioning and arbitrary placement of the self adaptive device in the actual environment. algorithm modes the noise reduction algorithm built into belasigna R261 has two algorithm modes called algorithm mode 0 and algorithm mode 1. algorithm mode 0 is optimized for far ? talk applications where the end user can be very far from the microphones (up to 6 meters) such as laptops or speakerphones (including cell phones in a speakerphone mode). t his algorithm mode is also known as ?conference mode?. algorithm mode 1 is optimized for close ? talk applications where the end user is close to the microphones (< 5 cm) such as telephony handset (including cell phones in a handset mode). a custom algorithm mode is also available in belasigna R261; it allows supporting special configurations and tuning by loading new algorithm parameters via an external eeprom or the i 2 c control interface. the algorithm performance can be optimized for specific applications, microphones types and positioning as well as other system parameters via this mechanism. for additional details on the custom mode handler and algorithm performance tuning options, please refer to ?belasigna R261 configuration & communications guide.?
belasigna R261 http://onsemi.com 14 microphone placement & selection the flexibility of the belasigna R261 rom ? based noise reduction algorithm offers a variety of possible microphone placements, but the default algorithm will operate optimally when the microphones are placed in the following configuration: ? the two microphones are facing the user?s mouth ? the microphone centers are located within 10 to 25 mm from each other as mentioned, other configurations that differ from the above guidelines can be supported through the use of the custom mode, as described earlier. belasigna R261 does not require any acoustic microphone calibration procedure. the selection of the microphones should be made in cooperation with on semiconductor, such as the built ? in algorithm can operate seamlessly. the following guidelines can be used for a pre ? selection: ? two omni ? directional microphones with similar characteristics should be used ? the microphone sensitivity should be ? 42 db (where 0 db = 1 v/pa, at 1 khz) ? the microphones are two terminal microphones ? the microphone power supply is either 1 v, or 2 v if it has to be provided by belasigna R261 ? the dynamic range of belasigna R261 on its analog input channels is 2.0 v peak ? to ? peak, after amplification by the default gain value of 30 db using belasigna R261?s input preamplifiers ? when higher sensitivity microphones have to be used, the preamp gain will be adjustable to match the 2.0 vpp input voltage swing on belasigna R261, but this will require a custom tuning operation, as described later. operating modes the default application in rom on belasigna R261 has five operating modes. the operating modes are summarized in table 7. table 7. operating modes summary operating mode switching description active active mode is the default operating mode. the chip normally enters active mode upon boot ? up and when exiting sleep mode. active mode can also be entered via i 2 c from another mode. in active mode, the two ? microphone noise reduction algorithm is executed on the audio inputs and both the processed and unpro- cessed signals are sent to the audio outputs. bypass bypass mode can only be entered via an i 2 c command. in bypass mode, no signal processing is done on the audio in- puts. the inputs are passed directly to the audio outputs. while in bypass mode, belasigna R261 collects statistics on the input signals that can be retrieved via i 2 c. these signal statistics can be used for level calibration and other debugging. for more information using bypass mode for calibration and debugging see the ?belasigna R261 configuration and communications guide? line ? out line ? out mode can only be entered via an i 2 c command. in line ? out mode, no signal processing or digital processing of the audio inputs is done. the analog signals from the input stage preamplifiers are routed back via the lineout pins (lout0 and lout1). when in this mode, belasigna R261 runs off an internal clock source, thereby allowing the external clock to be disabled. note that lout1 is not available on the 26 ? ball wlcsp package. sleep sleep mode can be entered via i 2 c commands or by using the sleep_ctrl pin. when sleep mode is entered via i 2 c, the chip will exit sleep mode only based on activity on the i2c_scl pin. when put to sleep mode via the sleep_ctrl pin, the chip will exit sleep mode only when the sleep_ctrl pin is toggled again. sleep mode will be automatically entered if belasigna R261 detects that a required external clock is no longer present. for more information, see the sleep control section below. in sleep mode no signal processing is done. all analog blocks of the chip are disabled and the digital core continues to run off an internal low ? speed oscillator, thereby allowing the external clock to be disabled when the chip is asleep. this is belasigna R261?s lowest power operating mode. stand ? by stand ? by mode is an intermediate mode that is only used when exiting sleep mode by an i 2 c command. when i 2 c is used to exit sleep mode, the application will trans- ition to stand ? by mode, and will wait until the master i 2 c device issues a switch_mode command to enter another processing mode like active, bypass or line ? out.
belasigna R261 http://onsemi.com 15 digital control, hardware configuration and interfaces boot control at power ? on ? reset, belasigna R261 will normally execute the application stored in rom with the default hardware and algorithm configuration. additional built ? in hardware and algorithm configuration options are available as described later in this section by using the config_sel and att_sel pins. these settings are selected at boot ? time based on the pin voltage levels. the boot_sel pin controls the booting method of belasigna R261. there are in fact two alternate methods to boot a custom application or hardware/algorithm configuration. these methods, along with the default boot method, are described in t able 9. note that the boot_sel pin is not available on the wlcsp ? 26 package option, consequently, this signal is left floating and the automatic boot selection described below applies for all applications using this reduced ball package variant. table 8. boot control options boot method condition description eeprom boot (automatic boot selection) boot_sel high (or floating/not available on package) enables spi interface and attempts to boot from external eeprom. eeprom may contain a custom application or configuration. if no eeprom, or bad content, loads the default application in rom with hardware and algorithm configuration determined by config_sel and att_sel pins. see the ?be- lasigna R261 configuration and communications guide? for more information. lsad boot boot_sel low loads default application in rom. hardware and algorithm configuration de- termined by config_sel and att_sel pins. i 2 c boot connect to belasigna R261 via i 2 c after default boot ? up the i 2 c control interface can be used to download a custom application, or to re ? configure the default application. see the ?belasigna R261 configuration and communications guide? for more information. when the automatic boot selection process is being used, either when selecting the 26 ? ball package version, or simply when leaving the boot_sel pin unconnected on the application pcb, it is very important to ensure that the spi pins will not be driven by any external hardware component. typically, a custom application may want to use the pcm interface, which is also multiplexed with the spi port. extreme care must be taken in such use cases, to ensure that the spi ports remain at high impedance during the boot process. contact your local technical support for more information on this particular use case. reset belasigna R261 can be forced to execute a power ? on ? reset by pulling the nreset pin to ground for at least 100 ns. note: nreset is not available on the 26 ? ball wlcsp package. algorithm control belasigna R261 has provisions to control whether the noise reduction algorithm processed signal is output, or an unprocessed signal is output. this effectively enables or disables the algorithm. the algorithm can be controlled via the i 2 c interface or by use of the algo_ctrl pin. when using the algo_ctrl pin, the algorithm state is toggled whenever the digital signal transitions to low and stays low for at least 10 ms, as shown in figure 6. the actual transition between algorithm enable/disable states can occur at any time during the 10 ms low period of the signal. algo_ctrl algorithm state 10 ms (min) enabled disabled enabled figure 6. algo_ctrl timing diagram 10 ms (min) belasigna R261 has two processing channels (channel 0 and channel 1), when the noise reduction algorithm is enabled, channel 0 contains the processed signal and channel 1 contains the unprocessed signal. the effect of toggling the algorithm state is to swap channel 0 and channel 1, i.e. disabling the algorithm causes channel 0 to contain the unprocessed signal and channel 1 to contain the processed signal. these two output channels represent the internal dsp output signals with belasigna R261. the dmic and analog audio outputs can each be configured to use either channel. see the output stage section to see how channel 0 and channel 1 are used by the various configuration options of belasigna R261?s output stage. sleep control as described in the modes of operation, there are multiple methods to enter and exit from sleep mode. each of these methods is meant to be used independently, i.e. methods of
belasigna R261 http://onsemi.com 16 putting the system into sleep mode and waking it up from sleep mode cannot be mixed in the same system design. the first sleep mode control mechanism is the sleep_ctrl pin. when using sleep_ctrl, the application will transition into or out of sleep mode whenever the digital signal transitions to low and stays low for at least 20 ms, as shown in figure 7. the actual transition between modes can occur at any time during the 20 ms low period of the signal. when sleep_ctrl is used to put the chip into sleep mode, only another high ? to ? low transition on sleep_ctrl or a reset will take the system out of sleep mode. the operating mode after exiting sleep mode using the sleep_ctrl mechanism is always the same as it was before entering sleep mode (active mode in the case of figure 7). sleep_ctrl operating mode 20 ms (min) active sleep active figure 7. sleep_ctrl timing example 20 ms (min) the second method for sleep mode control is via the i 2 c interface. the switch_mode command can be used directly to switch the system into and out of sleep mode. if the switch_mode command is used to put the chip into sleep mode, only another switch_mode command or a reset will take the system out of sleep mode. when waking ? up by i 2 c commands, the following i 2 c operations have to be performed by the master i 2 c to ensure proper wake ? up: 1. send a nop command to wake up the i 2 c interface. this command will not be interpreted by belasigna R261, so the master will have to deal with any i 2 c errors that result. 2. send the get_status command in a while ? type loop, until a response from belasigna R261 is sent, and that confirms that the application is in standby mode. 3. send a switch_mode command to enter the desired mode (active, bypass or line ? out). when the nop command is sent and the chip wakes up, the master has about one second to complete the above procedure before the chip goes back to sleep mode. this mechanism was put in place to deal with i 2 c bus traffic that would wake the chip up unintentionally (i.e. communications between the master and another slave on the i 2 c bus). the final mechanisms for entering sleep mode are considered fail safes to maintain a graceful system shutdown in the case of invalid operating conditions which could be that the clock source suddenly stopped. under this circumstance, the chip will enter sleep mode to ensure proper shutdown. more info rmation on this can be found in the system monitoring section. the sleep_ctrl pin must not be used when the automatic boot selection method is being used, as described in table 9, as belasigna R261 will start by searching for an spi eeprom on the multiplexed pins. consequently, the sleep_ctrl pin must stay unconnected in this mode. other mechanisms for controlling sleep mode have to be used in such cases. this limitation is always there with the 26 ? ball wlcsp package of belasigna R261, since the boot_sel pin is not available, and hence is always floating. clocking, output stage & algorithm configuration as mentioned in the boot control section, belasigna R261 can be controlled by hardware configuration when no eeprom is present on the application, or when the boot_sel signal was tied low . the config_sel signal is sampled by belasigna R261 during its booting process using a low ? speed a/d converter (lsad). based on the actual voltage that the chip will read on this pin, it will automatically select a particular clock, output stage and algorithm configuration, as described in table 9:
belasigna R261 http://onsemi.com 17 table 9. clocking, output stage and algorithm configuration options clock, output stage & algorithm configuration voltage range (v) 0 (high) 1 2 3 4 5 6 7 (low) 0.93 ? 1.00 0.79 ? 0.91 0.65 ? 0.77 0.50 ? 0.63 0.36 ? 0.49 0.22 ? 0.35 0.08 ? 0.21 0 ? 0.07 external clock frequency (mhz) 2.048 x x 2.4 x 3.072 x 2.8 x 19.2 x 26 x x output stage con- figuration dmic stereo x x x x x analog mono x x x x x x x x algorithm mode mode0 mode0 mode0 mode0 mode0 mode1 mode1 mode1 far ? talk close ? talk
belasigna R261 http://onsemi.com 18 the use of a resistive divider, as shown in figure 8, allows the application schematic to select the appropriate combination of clock, output stage and algorithm mode. the lsad is using a voltage range between 0 and 1 v. the actual voltage levels that need to be guaranteed by the application schematic are also mentioned in figure 8. the figure proposes actual resistor values to reach the eight different presets. figure 8. resistive dividers for lsad preset selection config_sel r2 vreg r1 preset r1 r2 voltage range 0 10 k ? 0.93 ? 1.00 v 1 16 k 100 k 0.79 ? 0.91 v 2 39 k 100 k 0.65 ? 0.77 v 3 75 k 100 k 0.50 ? 0.63 v 4 100 k 75 k 0.36 ? 0.49 v 5 100 k 39 k 0.22 ? 0.35 v 6 100 k 16 k 0.08 ? 0.21 v 7 ? 10 k 0 ? 0.07 v it is important to note that the configuration is only read by the chip at boot time, and consequently, it will not be dynamically updated. so if the voltage on the config_sel is changing during operation, it will only have an impact at the next reboot operation. analog output attenuation control the hardware configuration method described above, using an lsad and a resistive divider is also being used on another signal called att_sel, such that the application schematic can select an analog output attenuation to be applied on the analog output signals. typically, when interfacing belasigna R261 with a baseband chipset in a cell phone application, it is very often required to match the amplitude of the output signals to the input range requirements of the baseband processor. t able 10 describes the available values, and their corresponding preset. the resistive dividers described in figure 8 can also be used to configure the att_sel pin. table 10. output attenuation control options att_sel: analog output attenuation select voltage range 0 (high) 1 2 3 4 5 6 7 (low) 0.93 ? 1.00 0.79 ? 0.91 0.65 ? 0.77 0.50 ? 0.63 0.36 ? 0.49 0.22 ? 0.35 0.08 ? 0.21 0 ? 0.07 output attenuation (ch0 & ch1) 0 db 12 db 15 db 18 db 21 db 24 db 27 db 30 db i 2 c command handler the belasigna R261 rom application contains an i 2 c based command and control interface, allowing many aspects of the chip?s operation and hardware configuration to be controlled via i 2 c. this i 2 c interface is the recommended way to control the chip and to configure the application at run ? time. the default i 2 c address of belasigna R261 is 0x61. the i 2 c interface protocol is fully supported by the signaklara device utility (skdu). for more information on the i 2 c interface, please refer to the i 2 c interface section of this document, and to the ?belasigna R261 configuration and communications guide.? system monitoring the application software within belasigna R261 is equipped with a few blocks that monitor system sanity. a watchdog timer is used to ensure proper execution of the signal processing application. it is always active and is periodically acknowledged as a check that the application is still running. once the watchdog times out, a hardware system rese t will occur. system sanity is also monitored by the clock detection mechanism; the chip will automatically enter sleep mode if it is in active or bypass mode and detects that the external clock source (the signal on ext_clk) is stopped. in this case, the system will only exit sleep mode when it detects that the external clock source has been restored or a reset occurs. the power supply blocks of the system also monitor for minimum supply voltages as part of the power supervision strategy, as described in the power management section. analog blocks input stage the belasigna R261 analog audio input stage is shown in figure 9. the input stage is comprised of two individual channels. there are four configurable aspects of each channel ? input multiplexing, preamplifier gain, filtering and lineout. the input multiplexing allows one input to be selected from any of the four possible input and then routed to the inputs of the preamplifier. each preamplifier can be
belasigna R261 http://onsemi.com 19 configured for bypass or gain values of 12 to 30 db in 3 db steps. the filters can be configured as well; the dc removal high ? pass filter can be bypassed, or set to a cut ? off frequency of 5 hz, 10 hz or 20 hz (default). the low ? pass filter can be either enabled with a 20 khz cut ? off frequency (default), or bypassed. the lineout selection allows the preamplifier outputs to be routed back out via the auxiliary audio input pins. note that the ai1/lout1 pin is not available on the wlcsp ? 26 package option. two oversampled 16 ? bit sigma ? delta analog ? to ? digital converters then convert the analog signals into the digital domain. the adcs are running at a sampling rate of 16 khz in both bypass and active mode. the sampling rate can potentially be changed using the i 2 c interface. changing the sampling rate in active mode will cause the noise cancellation algorithm to stop operating properly, so this should not be done; however, the sampling rate in bypass mode could potentially be changed to other values. contact your local technical support for more information. input signal amplitudes can also be adjusted in the digital domain; digital gain for both converted signals can be adjusted by using i 2 c commands. the rom ? based application pre ? configures all these parameters in the input stage such that the algorithm operates properly. these parameters can be changed using the i 2 c interface, but extreme care should be taken when doing so, as this could alter the performance of the algorithm. the ai3 pin is multiplexed with the microphone power supply. the default mode for the microphone bias is to be used as a 2 v power supply. consequently, any application that plans to use the ai3 input pin or the lout0 functionality has to change the vmic settings to high-impedance mode, such as the pin can be properly used as an analog input or a line-out. figure 9. input stage adc0 to iop adc1 line out decimation filter mic0 ai1/lout1 line out to iop digital analog input stage channel 0 m u x mic2 ai3/vmic/lout0 m u x input stage channel 1 decimation filter pa0 lpf0 pa1 lpf1 output stage at all times, the application will produce two output channels. the content of each channel is determined by the state of the algorithm enable/disable bit, as explained in the algorithm control section. when the algorithm is enabled, channel 0 will contain the processed signal and channel 1 will contain the un ? processed signal. toggling the algorithm bit will swap these two channels. these two output channels will then be transmitted to the output stage hardware block. independently from the actual output stage that was selected, the amplitude of both the processed and the non ? processed channels can be controlled by i 2 c commands. a first parameter determines the number of output shifts (6 db attenuation or amplification, depending on the sign) that will be applied to the channels. a second parameter is a finer mechanism that allows applying a fractional, broadband gain on the channels. with these two mechanisms, applied in the digital domain by the application processor, a great level of flexibility is provided to match the output level requirements of the target application, independently for the two output channels. the rom ? based application has initialized these parameters for proper operation of the algorithm and correct output levels, so extreme care should be taken when modifying these parameters. the belasigna R261 output stage is shown in figure 10. the output stage processes the two channels although, depending on the configuration, one or both of the output signals are available on the output pins. there are four options for audio outputs from belasigna R261 ? a digital microphone (dmic) interface, a low ? impedance output driver, a stereo single ? ended analog output or a mono differential analog output. all outputs are generated from a sigma ? delta modulator which produces a pulse density modulated (pdm) output signal and then provides it to the appropriate output system, based on the system configuration.
belasigna R261 http://onsemi.com 20 interpolation filter output driver 0 a_out0 a_out1 combiner dmic_out from application channel 0 dac0 dac1 from application channel 1 digital analog output stage channel 0 output modulator interpolation filter output stage channel 1 output modulator m u x inversion delay , inversion and muxing figure 10. output stage oa0 lpf oa1 lpf the digital microphone interface provides the pdm signals directly on a pin (dmic_out), for interfacing with the dmic input of external systems. when using this interface, the ext_clk input to belasigna R261 must be given a dmic_clk signal and the system?s clocking must be set up properly, such as proper synchronization can happen between the incoming dmic_clk and the output data produced by belasigna R261 on its dmic_out pin. various dmic_clk frequencies are supported through hardware configuration on the config_sel pin, as discussed earlier. other frequencies could also be supported under certain conditions, see the clocking section of this document for more information on the supported dmic clock frequencies. the dmic output can be configured to carry a mono or stereo signal. in fact both left and right signals can be configured to either contain output stage channel 0 or output stage channel 1. also, both left and right can be configured to be muted independently (driving a ?0? all the time). figure 11 shows the timing of the dmic output data relative to the incoming dmic_clk signal. see table 2 for electrical specifications of the timing parameters. figure 11. dmic timing diagram dmic_clk dmic_data left data 0 right data 2 dmic_ hold dmic_ hold dmic_ setup dmic_ setup right data 0 left data 1 right data 1 the rom ? based application pre ? configures the dmic interface, such as it always outputs a stereo signal with channel 0 as the right signal, and channel 1 as the left signal. table 11 shows the actual signals on the right and left channels of the dmic interface, depending on the algorithm enable/disable bit. table 11. dmic output signals algorithm enabled algorithm disabled right bse processed signal un ? processed signal left un ? processed signal bse processed signal
belasigna R261 http://onsemi.com 21 the dmic host can consequently ignore the algorithm enable/disable functionality, as both processed and un ? processed signals are always output for all pre ? defined dmic configurations. this functionality can still be used with custom dmic configurations, such as mono. these custom configurations can be made over the i 2 c interface. when the dmic interface is not required or needed, the analog outputs can be used for interfacing at line ? levels or other signal levels, e.g. microphone levels for an external system which expects low level signals (e.g. an analog baseband chipset). there are three configurable aspects of the analog output stage ? the selection of stereo (two single ended outputs) or mono (one differential output), the output attenuation and the reconstruction filter. when a stereo single ? ended option is selected, each channel is filtered to generate an analog signal which is then scaled by a configurable output attenuator (oa in figure 10). in mono differential mode, channel 1 is replaced by an inverted version of channel 0 such that the two output pins contain a dif ferential signal for channel 0. in this latter case, both output attenuators are used, so it is mandatory to ensure that they have the same attenuation settings. this can be configured using i 2 c commands. as defined with the config_sel pin, some pre ? defined configurations have been designed specifically for use with analog output instead of dmic interface. for these configurations, a differential mono analog output is pre ? configured by the rom ? based application. consequently, the host processor will have to use the algorithm enable/disable pin (algo_ctrl) or the i 2 c interface, to swap between the processed and the non ? processed signal, as shown on table 12: table 12. analog mono differential output signal algorithm enabled algorithm disabled a_out0 ? a_out1 bse processed signal un ? processed signal alternatively, when stereo analog outputs have been configured through the i 2 c interface, the signals on the two output pins will be as shown on table 13: table 13. analog stereo output signals algorithm enabled algorithm disabled a_out0 bse processed signal un ? processed signal a_out1 un ? processed signal bse processed signal the attenuation of these analog signals can be done by using the att_sel mechanism described earlier, but alternatively, the i 2 c interface can also be used for this purpose. the reconstruction filters can also be altered by i 2 c commands; typically, the cut ? off frequency can be switched between 13 khz (default) and 26 khz. the wlcsp-26 package option doesn?t provide access to the a_out0 pin. consequently , only a_out1 is available as an analog output. for the predefined configurations (using config_sel), the analog output stage is configured to provide a mono differential output signal, as described on t able 12. the a_out1 signal will thus be an inverted version of the processed output channel. access to the un-processed signal will have to be done with an i 2 c command, or potentially with the algo_ctrl signal, with the precautions discussed earlier concerning the automatic booting process (see the boot control section for additional details). a third output method is available on belasigna R261, using the class ? d output driver which can drive an output transducer without the need for a separate power amplifier. the output driver can also be configured for single ended stereo or dif ferential mono, through the same i 2 c commands as described for the analog outputs. for optimal audio performance it is important to note that the vbatrcvr power supply must be connected differently, depending on whether the output driver or the analog outputs are being used: ? when using the analog outputs, vbatrcvr must be connected to vdda on the application pcb ? when using the output driver, vbatrcvr must be connected to vbat on the application pcb and must be decoupled with an external capacitor when interfacing belasigna R261 with other processors like codecs or baseband chipsets, it is not recommended to use the output driver, but rather the analog outputs. clock generation circuitry belasigna R261 is equipped with a fully configurable and flexible clocking system, which allows for a large number of clocking configurations for various different use cases. computing applications would typically require the use of a dmic interface, which imposes constraints on the belasigna R261 clocking system, such as it provides full synchronization between an incoming dmic clock and the dmic data that the chip will produce. the input frequencies that these systems usually operate with are in the range of 2.048 to 3.072 mhz. mobile phone applications would typically use much higher clock frequencies; historically, baseband systems have been using 13 mhz or 26 mhz, or even 19.2 mhz or 38.4 mhz. the variety of clocking use cases that belasigna R261 must support forced the integration of a phase locked loop as one of the components of belasigna R261?s clock generation circuitry. this highly configurable pll is shown in figure 12, in the context of the belasigna R261 clocking architecture.
belasigna R261 http://onsemi.com 22 figure 12. clocking circuitry ext_clk sys_clk stand ? by clock pll output clock external clock activity detector dmic sync mclk pll / mclk_div the rom ? based application has pre ? configured the clocking system in the various hardware presets that are available, as described in table 9, but for extended flexibility, the use of the i 2 c interface allows changing the clocking configuration to accommodate specific application needs. see belasigna R261 configuration and communications guide for more information. sys_clk is the clock signal that will be used by the digital signal processing engine inside belasigna R261. it can be either the output of the pll, as described above or it can also be driven by the stand ? by clock, which is a very low frequency signal used to minimize power consumption in sleep mode. alternatively, the ext_clk signal could also be used directly by the system, bypassing the internal pll. mclk is the clock signal that is used by the input and output stages of belasigna R261. mclk must be configured to stay within the 1.92 mhz ? 3.84 mhz range, to guarantee correct system operation. among other parameters, an important impact of the mclk signal is the sampling rate. when the dmic interface has to be used, belasigna R261 automatically synchronizes the ext_clk signal and the mclk signal, as shown on figure 12 . since mclk is used to generate the dmic data output, it must be fully synchronized with the ext_clk signal which is the dmic clock, such as the dmic host can properly sample the dmic data. consequently, the range of supported dmic clock frequencies is the same as the mclk range, i.e. 1.92 mhz to 3.84 mhz. as discussed in the system monitoring section, belasigna R261 is equipped with a clock detection mechanism that will permanently monitor activity on the ext_clk signal. this will ensure that whenever this clock source disappears, belasigna R261 will properly enter a known state, using an internal clocking signal, until the external clock comes back. it has to be noted that the internal pll of belasigna R261 has a free ? running mode, whereby it is capable to operate without an external clock reference to be provided. this mode requires special configuration, but can be used when it is not necessary to guarantee an exact clock frequency or when the sampling rate accuracy isn?t important. for more information on the configuration of this clocking architecture, refer to belasigna R261 configuration and communications guide.
belasigna R261 http://onsemi.com 23 power supply unit belasigna R261 uses multiple power supplies as can be seen on the simplified representation of the power supply unit in figure 13. vdda vreg vbat vreg regulator cap0 cap1 charge pump vssa vddd regulator bandgaps & regulators vddd vssd por & power supervision vmic m u x vddo vbatrcvr figure 13. power supply structure 2 v 1 v 1.8 v digital and analog sections of the chip have their own power supplies to allow exceptional audio quality. several band gap reference circuits and voltage regulators are used to separate the power supplies to the various blocks that compose the belasigna R261 architecture. table 14 provides a short description of all the power supply pins of belasigna R261. table 14. power supply voltages voltage abbreviation description battery supply voltage vbat the primary voltage supplied to belasigna R261 is vbat. it is typically in the range 1.8 v ? 3.3 v. belasigna R261 has internal voltage regulator, which allows the application pcb to avoid the use of voltage regulators. output driver supply voltage vbatrcvr if powered independently and the output driver is to be used, vbatrcvr must be connected to vbat on the application pcb. alternatively, if the analog outputs are used, vbatrcvr should be connected to vdda. internal digital supply voltage vddd the internal digital supply voltage is used as the supply voltage for all internal digital compon- ents, including being used as the interface voltage at the internal side of the level translation cir- cuitry attached to all of the digital pins. vddd is provided as an output pad, where a decoupling capacitor to ground has to be placed to filter power supply noise. external i/o supply voltage vddo vddo is an externally provided power source. it is used by belasigna R261 as the external side of the level translation circuitry attached to all of the digital pins. communication with external devices on digital pins will happen at the level defined on this pin. regulated sup- ply voltage vreg vreg is a 1 v reference to the analog circuitry. it is available externally to allow for additional noise filtering of the regulated voltages within the system. vreg can also be used as a micro- phone power supply, when the vmic pin cannot be used. analog supply voltage vdda vdda is a 2 v reference voltage generated from the internal charge pump. it is a reference to the analog circuitry. it is available externally to allow for additional noise filtering of the regulated voltages within the system. the internal charge pump uses an external capacitor that is periodic- ally refreshed to maintain the 2 v supply. vdda can also be used as a microphone power supply, when the vmic pin cannot be used. microphone bi- as voltage vmic vmic is a configurable microphone bias voltage. vmic can be configured by the application to provide 1 v or 2 v power supply to the microphones. it can also be grounded or put to high ? z mode to save power when the microphones don?t have to be used. the rom ? based application configures vmic to provide 2 v to the microphones when they are in use, and high ? z when the system is in sleep mode.
belasigna R261 http://onsemi.com 24 power management strategy & battery monitoring belasigna R261 has a built ? in power management unit that guarantees valid system operation under any voltage supply condition to prevent any unexpected audio output as the result of any supply irregularity. the unit constantly monitors the power supply and shuts down all functional units (including all units in the audio path) when the power supply voltage goes below a level at which point valid operation can no longer be guaranteed. the power management unit on belasigna R261 includes power ? on ? reset (por) functionality as well as power supervisory circuitry, as shown in figure 13. these two components work together to ensure proper device operation under all battery conditions. the por sequence is designed to ensure proper system behavior during start ? up and proper system configuration after start ? up. at the start of the por sequence, the audio output is disabled and all configuration and control registers are asynchronously reset to their default values. the power supervisory circuitry monitors the battery supply voltage (vbat). this circuit is used to start the system when vbat reaches a safe startup voltage, and to reset the system when it drops below a relevant voltage threshold. the relevant parameters are shown in table 15. table 15. power management parameters parameters voltage level vbat startup (por_thr_up) 1.65 v 80 mv vbat shutdown (por_thr_dn) 1.6 v 50 mv por duration (por_time) 5.6 ms the por sequence consists of two phases: voltage supply stabilization and boot rom initialization. during the voltage supply stabilization phase, the following steps are performed: 1. the internal regulators are enabled and allowed to stabilize 2. the internal charge pump is enabled and allowed to stabilize 3. sysclk is connected to all of the system components (free ? running pll output) 4. the system runs the rom application at step 1, once the supply voltage rises above the startup voltage (por_thr) and remains there for a certain time (por_time), a signal will enable the charge pump. at step 2, another por_time delay is implemented to allow the charge pump to stabilize before toggling the por signal, and thus enabling the digital core. if the supply is consistent, the internal system voltage will then remain at a fixed nominal voltage. if a spike occurs that causes the voltage to drop below the shutdown internal system voltage (por_thr), the system will shut down. if the voltage rises again above the startup voltage and remains there for the required time (por_time), a por sequence will occur again. see the electrical characteristics on table 2 for details on por_thr and por_time. once the rom application is running, more system monitoring is performed by th e application; typically, the software will permanently monito r the presence of an external clock, and take the appropriate actions whenever it disappears. see the system monitoring section for more information. digital communication interfaces debug port (uart) belasigna R261 has an rs232 ? based uart that can be used to interface the chip from on semiconductor?s communication tools. the debug port cannot be used for customer applications. belasigna R261 can only be configured using the i 2 c interface. see the i 2 c interface section for information on how communication tools can interface with belasigna R261. general ? purpose input output (gpio) ports belasigna R261 has five gpio ports which are all used with specific functionalities. the five signals are spi_clk/config_sel, spi_cs/a tt_sel, spi_sero/ algo_ctrl, spi_seri/sleep_ctrl and boot_sel. the boot_sel pin controls the behavior of the four other gpios, as defined in the booting control section. when not used as an spi port, these four other pins will act as gpios (algo_ctrl and sleep_ctrl) or as lsads (att_sel and config_sel). when used as gpios, all pins have pull ? up resistors (boot_sel, sleep_ctrl and algo_ctrl). when used as lsads (att_sel and config_sel), the pull ? ups are disabled. if left floating in lsad mode, the pins have a weak pull ? down to ground. see the booting control, sleep mode control and algorithm control sections earlier in this document for details on the behavior of these gpio ports. i 2 c interface the i 2 c interface is an industry ? standard interface that can be used for high ? speed transmission of data between belasigna R261 and an external device. the interface operates at speeds up to 400 kbit/sec. in product development mode, the i 2 c interface is used for application debugging purposes, communicating with the belasigna R261 development tools, also known as signaklara development utility (skdu). the interface always operates in slave mode and the slave address is 0x61. a comprehensive command interface can be used with skdu. it will offer a variety of support functions grouped in different categories like general system control (system reset, status information), application control (switching between operating modes, enabling or disabling the algorithm), hardware setup (for custom configuration of the various hardware units like clocking, input/output stages), algorithm setup (amplitude management, custom algorithm mode loading) and finally the low ? level i 2 c protocol is also supported. more details on this command interface can be found in the ?belasigna R261 configuration and communications guide?.
belasigna R261 http://onsemi.com 25 serial peripheral interface (spi) port an spi port is available on belasigna R261 for applications such as communication with a non ? volatile memory (eeprom). the i/o levels on this port are defined by the voltage on the vddo pin. the spi port operates in master mode only, which supports communications with slave spi devices. the four signals needed by the spi port are multiplexed with other functions on belasigna R261 (gpios, lsads). the use of the spi port is excluding the use of these other functions. interfaces unused by the rom ? based application belasigna R261 also contains hardware provisions for a high speed pcm interface, as well as a high speed uart. these two interfaces are not used by the rom ? based application, hence cannot be used by default. custom applications developed by on semiconductor could enable the use of these interfaces, should this be required. long term storage conditions on semiconductor specifies a 24 ? month maximum storage time for wlcsp devices in pocket tapes and conditioned in dry bags, as stated in table 16 below and defined in on semiconductor?s ?finished goods packing and long term storage procedures?. (document # 12mrb17500b) table 16. long term storage conditions storage condition maximum storage time remarks temperature 18 ? 28 c, humidity 30 ? 65%rh 24 months after die singulation/sawing date maximum 12 months storage at condition 18 ? 28 c, 30 ? 65%rh. after- wards storage in vacuum moisture bag with desiccant and humidity card. storage in nitrogen cabinet allowed. re ? flow information the re ? flow profile depends on the equipment that is used for the re ? flow and the assembly that is being re ? flowed. care must be taken not to expose the packages to temperatures above the rated features. the wlcsp package is tested to perform reliably up to 3x reflow passes at the maximum reflow peak temperature of 260 c. use t able 17 from the jedec standard 22 ? a113d and j ? std ? 020d as a guideline but note that actual profiles should be developed by customers based on specific process needs and board designs. table 17. re ? flow information profile feature pb ? free assembly preheat & soak temperature minimum (tsmin) temperature maximum (tsmax) time (tsmin to tsmac) (ts) 150 c 200 c 60 ? 120 seconds average ramp ? up rate (tsmax to tp) 3 c/second maximum liquidous temperature and time temperature (tl) time (tl) 217 c 60 ? 150 seconds peak temperature (tp) 260 +0/ ? 5 c time within 5 c of actual peak temperature 20 ? 40 seconds ramp ? down rate (tp to tsmax) 6 c/second maximum time 25 c to peak temperature 8 minutes maximum miscellaneous chip identification chip identification information can be retrieved by using the communications accelerator adaptor (caa) tool along with the protocol software provided by on semiconductor. for belasigna R261, the key identifier components and values are as follows: chip family chip version 0x02 (sk2) 0x3010
belasigna R261 http://onsemi.com 26 package dimensions wlcsp30, 2.233x2.388 case 567ct ? 01 issue a seating plane 0.10 c notes: 1. dimensioning and tolerancing per asme y14.5m, 1994. 2. controlling dimension: millimeters. 3. coplanarity applies to spherical crowns of solder balls. 2x dim a min max 0.84 millimeters a1 d 2.388 bsc e b 0.24 0.29 ea 0.252 bsc 1.00 d e a b pin a1 reference ea a 0.05 b c 0.03 c 0.05 c 30x b 123 a b c 0.10 c a a1 a2 c 0.17 0.23 2.233 bsc eb 0.310 bsc pitch 0.25 30x dimensions: millimeters *for additional information on our pb ? free strategy and soldering details, please download the on semiconductor soldering and mounting techniques reference manual, solderrm/d. soldering footprint* 0.504 0.310 0.10 c 2x top view side view bottom view note 3 eb a2 0.72 ref recommended a1 package outline 456 789 d e f g
belasigna R261 http://onsemi.com 27 package dimensions wlcsp26, 2.388x2.233 case 567cy ? 01 issue o seating plane 0.10 c notes: 1. dimensioning and tolerancing per asme y14.5m, 1994. 2. controlling dimension: millimeters. 3. coplanarity applies to spherical crowns of solder balls. 2x dim a min max 0.84 millimeters a1 d 2.388 bsc e b 0.24 0.29 ed 0.252 bsc 1.00 d e a b pin a1 reference ed a 0.05 b c 0.03 c 0.05 c 26x b 123 a b c 0.10 c a a1 a2 c 0.17 0.23 2.233 bsc ee 0.310 bsc pitch 0.25 26x dimensions: millimeters *for additional information on our pb ? free strategy and soldering details, please download the on semiconductor soldering and mounting techniques reference manual, solderrm/d. soldering footprint* 0.504 0.35 0.10 c 2x top view side view bottom view note 3 ee a2 0.72 ref recommended a1 package outline 456 789 d e f g
belasigna R261 http://onsemi.com 28 assembly / design notes for pcb manufacture with belasigna R261, on semiconductor recommends solder ? on ? pad (sop) surface finish. with sop, the solder mask opening should be non ? solder mask ? defined (nsmd) and copper pad geometry will be dictated by the pcb vendor?s design requirements. alternative surface finishes are enig and osp; volume of screened solder paste (#5) should be less than 0.0008 mm 3 . if no pre ? screening of solder paste is used, then the following conditions must be met: 1. the solder mask opening should be >0.3 mm in diameter, 2. the copper pad will have 0.25 mm diameter, and 3. solder mask thickness should be less than 1 mil thick above the copper surface. on semiconductor can provide belasigna R261 mounting foot print guidelines to assist your pcb design upon request. table 18. ordering information device marking package shipping ? bR261w30a101e1g bR261w30 wlcsp30 2500 / tape & reel bR261w26a101e1g bR261w26 wlcsp26 2500 / tape & reel ?for information on tape and reel specifications, including part orientation and tape sizes, please refer to our tape and reel packaging specification brochure, brd8011/d. on semiconductor and are registered trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to mak e changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for an y particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including wi thout limitation special, consequential or incidental damages. ?typical? parameters which may be provided in scillc data sheets and/or specifications can and do vary in different application s and actual performance may vary over time. all operating parameters, including ?typicals? must be validated for each customer application by customer?s technical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its of ficers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. this literature is subject to all applicable copyright laws and is not for resale in any manner. bR261/d belasigna is a registered trademark of semiconductor components industries, llc. publication ordering information n. american technical support : 800 ? 282 ? 9855 toll free usa/canada europe, middle east and africa technical support: phone: 421 33 790 2910 japan customer focus center phone: 81 ? 3 ? 5773 ? 3850 literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 303 ? 675 ? 2175 or 800 ? 344 ? 3860 toll free usa/canada fax : 303 ? 675 ? 2176 or 800 ? 344 ? 3867 toll free usa/canada email : orderlit@onsemi.com on semiconductor website : www.onsemi.com order literature : http://www.onsemi.com/orderlit for additional information, please contact your local sales representative

▲Up To Search▲

Price & Availability of R261

	To Download R261 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .